On the design of a reliability circuit simulator by Verweij, Jan & Lunenborg, Meindert
~ Pergamon Microelectron. Reliab., Vol. 35, No. I, pp. 101-103, 1995 Copyright © 1994 Elsevier Science Ltd Printed in Great Britain. All rights reserved 
0026-2714/95 $7.00 + .00 
ON THE DESIGN OF A RELIABILITY CIRCUIT 
SIMULATOR 
JAN VERWEIJ and MEINDERT LUNENBORG 
University of Twente, MESA Research Institute, P.O. Box 217, 7500 AE Enschede, The Netherlands 
(Received 6 November 1992) 
Abstract--This paper describes the outcome of a study into the feasibility of a reliability circuit simulator for ICs 
in general and the critical parameters involved in particular. The necessary conditions are formulated that have 
to be fulfilled before any construction of the reliability simulator ismeaningful or can be done at all. It has been 
found that failure mechanisms in the wear-out regime meet these conditions. Next, a general approach is given 
to make a simulator. This approach isactually derived from circuit simulator activities on hot carrier degradation 
and electromigration, respectively. Finally, the different groups of parameters are defined. 
1. INTRODUCTION 
In the early days of the integrated circuit technology, 
each circuit was built together out of its components, 
i.e. transistors and resistors. This so called bread- 
boarding was soon replaced by a computer 
simulation as the complexity of the circuits grew and 
proper models of its components became available. 
So far, only the electrical performance of the circuit 
at the start of its life was calculated in computer 
simulation (0-h performance). Recently, several 
research institutes began working on the development 
of a reliability circuit simulator, i.e., a simulator that 
takes into account he reliability aspects of semicon- 
ductor devices [1-5]. 
Incorporating a reliability simulator in an existing 
electrical circuit simulator gives designers and QA a 
tool to check the reliability performance of their 
design together with the zero-hour electrical perform- 
ance. The aim of reliability simulation is to reduce the 
number of (re)design cycles and reliability tests, as 
sketched in Fig. I. 
With the help of a reliability circuit simulator, it is 
possible to avoid reliability problems due to design 
marginalities; this can prevent redesigns, a high 
workload and delayed qualification in the late phase 
of product development. 
Another argument to use a reliability circuit 
simulator is that testing for reliability becomes more 
and more tedious with growing circuit complexity. 
With the decrease of failure rate limits, demonstrating 
reliability is costing an astronomic amount of testing 
time [3]. A way to work around this problem is to 
predict circuit reliability at the design stage. 
In reliability simulation we can study distinct 
different levels. At the process level (i), mechanisms 
of materials and elementary structures are simulated 
[6, 7]. At the circuit simulator level (ii), the reliability 
behaviour of complete circuits is simulated. At the 
system level (iii), systems with many ICs and com- 
ponents are simulated. In this article, the focus will be 
on reliability simulation at the circuit level (ii). 
2. NECESSARY CONDITIONS 
For each reliability group, or even each test within 
one group, particular failure mechanisms can be 
active with different impact on reliability of the 
circuit. Whether for each mechanism a separate 
reliability circuit simulator is required or can be made 
depends on the following conditions: 
(a) Is the mechanism a bottle neck in the appli- 
cation? 
(b) Can the mechanism be modelled properly and 
derated to practical use conditions? 
(c) Is it possible to take proper measures during 
design (or processing) when the simulator shows 
insufficiencies? 
A general approach to achieving a reliability circuit 
simulator is as follows: first carry out a failure 
analysis, followed by a categorisation f the observed 
mechanisms. Look for the dominant failure modes 
and determine the related acceleration factors. Then, 
construct appropriate models allowing for derating to 
practical use conditions. Perform parameter extrac- 
tion to determine the model parameters. Finally, 
incorporate the results into the (electrical circuit) 
simulator. 
In the next section different groups of reliability 
tests will be discussed. 
3. GROUPS OF RELIABILITY TESTS 
There are several groups of reliability tests: 
(a) electrical endurance (electromigration, hot car- 
tier degradation etc.), 
(b) humidity, 
(c) temperature cycling, 
(d) ESD etc. 
101 
102 J. VERWEIJ and M. LUNENBORG 
b i l i~  S i l l eon  (Seross) roducfio ~t"°" l - t  ...... I - I  T i' I-F ........ 7 
~ ' " '  [-fi';] -- , 
Fig. 1. The design process: the purpose of A is the reduction 
of N, saving costs and losses by failures. 
Table 1. The different steps for construction 
of a simulator, elated to early life and wear- 
out regimes 
Step Early life Wear-out 
Failure analysis + + 
Categorise - + 
Models - + 
Simulation - - 
We leave out in further considerations the mechan- 
isms that are related to plastic packaging, i.e., the 
mechanisms that are active in the temperature cycling 
and humidity groups of tests because we feel that the 
conditions mentioned above are not fulfilled 
(derating is not possible, corrective actions are not 
possible in design but are in process). Therefore, we 
concentrate on the electrical endurance. 
In the electrical endurance tests we have two 
important failure rate regimes, namely, early failures 
(early-life) and wear-out. A well known diagram in 
reliability analysis is the so called bathtub diagram, 
as shown in Fig. 2. 
In early-life, the failure rates of products under test 
are decreasing. During working life the number 
remains more or less constant, while in the end 
wear-out takes place and the number of failures 
increases again. 
In Table 1, the different steps for constructing a 
simulator are related to the two different regimes in 
endurance test. 
After the above steps, there is sufficient knowledge 
of wear-out failures to allow categorisation and 
modelling of key mechanisms. Now, it is the actual 
simulation that is missing. In practice, too little data 
for the early-life failure exist to even have realistic 
models. Therefore, only the dominant wear-out 
mechanisms will be discussed here (examples given 
are related to electrical endurance mechanisms, in this 
case electromigration a d hot carrier effects). 
4. CRITICAL PARAMETERS FOR CIRCUIT 
RELIABILITY SIMULATION 
Important groups of parameters for circuit 
reliability simulation are summarised and discussed 
briefly in the following paragraphs. We have seven 
distinct parameter groups: 
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Fig. 2. Bathtub curve showing different failure rate regimes 
during product lifetime. 
(1) electrical parameters 
(2) spatial parameters 
(3) stressors 
(4) physical parameters 
(5) progress parameters 
(6) time evolution parameters 
(7) spatial-dependence parameters. 
1. Electrical parameters change under the 
influence of a stressor and also determine circuit 
performance, An example is the threshold voltage of 
an MOS transistor that changes when subjected to 
hot carrier effects induced by high drain voltages. 
Another example is the resistance R of a metal stripe 
that changes under the influence of electromigration 
at high current densities. 
2. Spatial parameters have an influence on circuit 
reliability and they are under the control of the 
designer. Examples are the (effective) length of an 
MOS transistor and the width of a metal stripe 
(electromigration). 
3. Stressors are externally modifiable quantities 
that accelerate degradation. Examples are drain 
voltage (hot carriers) and current density (electromi- 
gration). 
4. Physical parameters describe the physical nature 
of used materials. Examples for metallisation are 
grain-size and diffusion-coefficients. 
5. Progress parameters describe the influence of 
process variations. Examples are the LDD configur- 
ation [8] (Lightly Doped Drain, for hot carriers) and 
copper doping of aluminium (electromigration). 
Together with group (5) parameters, they are used in 
process level or physical simulation and some can be 
optimised by process engineers for maximum 
reliability. The result of optimisation is reflected in 
design-rules: for metallisation in the maximum 
current density. 
6. Time-evolution parameters describe how the 
electrical parameters change in time and how they 
depend upon group (3) parameters. They have to be 
derived from proper reliability experiments and they 
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Fig. 3. The two inputs for reliability simulation. 
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serve as one of the inputs for a reliability circuit 
simulator. 
7. Spatial-dependence parameters describe how 
the reliability lifetime of circuit components depends 
on geometry (i.e., the group (2) parameters). They 
form the other input for a reliability circuit simulator 
(see Fig. 3). 
5. CONCLUSIONS " 
To construct a reliability circuit simulator, it is 
necessary to build a proper model of the wear-out 
phenomena. Early life failures are difficult to model 
because of the little data of this regime. Critical 
parameters (such as time-evolution and spatial- 
dependence parameters) then have to be determined 
by experiment. Finally, experimental verification 
of the accuracy of the simulator has to be carried 
out. 
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